Skip to content

Verilog: don't treat 'integer' loop counters as synthesis driver conflicts - #2049

Draft
kroening wants to merge 1 commit into
mainfrom
kroening/logikbench-synthesis-driver-conflicts
Draft

Verilog: don't treat 'integer' loop counters as synthesis driver conflicts#2049
kroening wants to merge 1 commit into
mainfrom
kroening/logikbench-synthesis-driver-conflicts

Verilog: don't treat 'integer' loop counters as driver conflicts

11c4e82
Select commit
Loading
Failed to load commit list.

Select a check to view from the sidebar