Skip to content

Generating async negedge reset #329

Description

@tariqafzal

Can anyone tell me how to guide nmigen to generate async negedge reset in gennerated verilog? Thanks

Activity

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Type

    No type

    Projects

    No projects

      Milestone

      No milestone

      Relationships

      None yet

      Development

      No branches or pull requests

      Issue actions